Custom Design

Sample Requests

Submit Inquiry

My Subscription

Home

HMCAD1051-80

Single 13/12-Bit 65 to 80 MSPS A/D Converter

Product Details

Data Sheet
Programmer's Guide
ECCN: 3A991.c.3

Quality & Reliability

Press & Media

Product Press Release

Product Support

User's Manual
Software Download
                 
Function / Mode
Resolution
(bits)
Sample Rate
(MSPS)
# of
Channels
Power Dissipation
[2][3]
SNR
(dBFS)
SFDR
(dBc)
Package
EasySuite™
Eval. Kit P/N
Single Channel
13 / 12
80
1
60 mW
72
77
LP6HE
 EKIT01-HMCAD1051
Single Channel
13 / 12
65
1
50 mW
72.6
81
EKIT01-HMCAD1051
 
[2] Supply Voltage (Vdd): +1.8 Vdc Analog Supply (AVdd) and +1.8 Vdc Digital Supply (DVdd)
[3] Output Supply Voltage (OVdd): +1.7 to +3.6 Vdc

Typical Applications

• Handheld Communication, PMR, SDR
• Medical Imaging
• Portable Test Equipment
• Digital Oscilloscopes
• Baseband / IF Communication
• Video Digitizing
• CCD Digitizing

Features

• 13-bit resolution
• 65/80 MSPS Maximum Sampling Rate
• Ultra-Low Power Dissipation:
   50/60 mW
• 72 dB SNR @ 8 MHz FIN
• Internal reference circuitry
• 1.8 V Core Supply Voltage
• 1.7 - 3.6 V I/O supply voltage
• Parallel CMOS output
• Pin compatible with HMCAD1051-80
• 6x6 mm QFN 40 Pin (LP6H) Package

Product & Technical Support

Please contact us at adc@hittite.com
for all product inquiries

Functional Diagram


General Description

The HMCAD1051-80 is a high performance ultra low power analog-to-digital converter (ADC). The ADC employs internal reference circuitry, a CMOS control interface, CMOS output data and is based on a proprietary structure. Digital error correction is employed to ensure no missing codes in the complete full scale range.


Two idle modes with fast startup times exist. The entire chip can either be put in Standby Mode or Power Down mode. The two modes are optimized to allow the user to select the mode resulting in the lowest possible energy consumption during idle mode and startup.


The HMCAD1051-80 has a highly linear THA optimized for frequencies up to Nyquist. The differential clock interface is optimized for low jitter clock sources and supports LVDS, LVPECL, sine wave and CMOS clock inputs.